## E&CE 437 Integrated VLSI Systems

January 2002

**Lecture Transparencies** 

(Introduction)

M. Sachdev

Department of Electrical & Computer Engineering, University of Waterloo

## ■ E&CE 437 ■



1 of 10



Department of Electrical & Computer Engineering, University of Waterloo

E&CE 437





Department of Electrical & Computer Engineering, University of Waterloo

E&CE 437





Department of Electrical & Computer Engineering, University of Waterloo

## ■ E&CE 437 ■

year of first DRAM shipment	1997	1999 (0.18)	2001	2003 (0.13)	2006 (0.10)	2009
DRAM	64M	256M	1G	4G	16G	64G
No of pads (high perfor)	1450	2000	2400	3000	4000	5400
No. of packaged pin microprocessor ASIC (high perfor)	600 1100	810 1500	900 1800	1100 2200	1500 3000	2000 4100
Chip frequency (MHz) On chip, local clock (hi. perf) On chip, glo. clock (hi. perf) On board (hi. perf)	750 750 250	1250 1250 480	1500 1400 785	2100 1600 885	3500 2000 1035	6000 2500 1285
Chip Size (mm <sup>2</sup> ) DRAM Microprocessor ASIC	280 300 480	400 340 800	445 385 850	560 430 900	790 520 1000	1120 620 1100
Wiring levels	6	6-7	7	7	7-8	8-9



E&CE 437 🔳

Department of Electrical & Computer Engineering, University of Waterloo

## ■ E&CE 437 ■

