













- $\odot\,$ For logic robustness large noise margin is desirable
- \circ NM_L = V_{IL} V_{OL}
- \circ NM_H = V_{OH} V_{IH}
- Logic gates have the property to restore the proper output logic values despite of non-ideal input levels (regenerative action)
- Fan-out is the number of logic gates that can be driven from a given logic gate (maximum fan-out)
- Fan-in is the number of inputs to a logic gate, large fan-in results in poorer performance



E&CE 637

Power & Energy Consumption Power consumption of a gate conveys how much heat it dissipates and how much energy is consumed per cycle

 Power consumption influence many critical decisions in the design of an IC (e.g., packaging, cooling, long term reliability, etc.)

$$P_{\text{peak}} = i_{\text{peak}} V_{\text{supply}}$$

$$P_{av} = \frac{1}{T} \int_{0}^{T} p(t) dt = \frac{V_{supply}}{T} \int_{0}^{T} i_{supply}(t) dt$$

- Power consumption has dynamic as well as static components
 - Dynamic part is associated with charging and discharging of capacitance and is proportional to frequency
 - o Static part is owing to sub-threshold leakage







■ E&CE 637 ■



Department of Electrical & Computer Engineering, University of Waterloo



E&CE 637

Department of Electrical & Computer Engineering, University of Waterloo

■ E&CE 637 ■

○ Gain, g, is
$$g = \frac{V_{out}}{V_{in}} = -(g_{mn} + g_{mp})(r_{on} || r_{op}) = -1$$
 when $V_{in} = V_{iH}$ and V_{IL}

- $\odot\,$ At V_{in} =V_{IH}, PMOS and NMOS transistors can be assumed to be in saturation and linear regions, respectively
- \circ g_{mn} = k_nV_{out} and g_{mp} = k_p(V_{DD} V_{IH} |V_{Tp}|)
- $\circ \lambda_p = 0$, ignoring the channel length modulation

$$\circ r_{on} = \frac{1}{k_n(V_{IH} - V_{out} - V_{Tn})}$$
 and $r_{op} = \infty$

Putting these formulas in equation

$$g = -(k_n V_{out} + k_p (V_{DD} - V_{IH} - |V_{Tp}|)) \left(\frac{1}{k_n (V_{IH} - V_{out} - V_{Tn})}\right) = -1$$

Also, the static current through PMOS and NMOS should be the same

$$O \qquad k_n \left[\langle V_{IH} - V_{Tn} \rangle V_{out} - \frac{V_{out}^2}{2} \right] = \frac{k_p}{2} \langle V_{DD} - V_{IH} - |V_{Tp}| \rangle^2$$

With these two equations, equations for V_{out} and V_{IH} can be found

14 of 29





16 of 29





18 of 29

■ E&CE 637 ■

$$I(V_{out} = 0) = \frac{k_p}{2} \langle V_{DD} - |V_{Tp}| \rangle^2$$

o and

$$I(V_{out} = \frac{V_{DD}}{2}) = k_p \langle (V_{DD} - |V_{Tp}|) \frac{V_{DD}^2}{2} - \frac{V_{DD}^2}{8} \rangle$$

o The average current, I_{av} , can be computed as

$$I_{av} = \left(\frac{I(V_{out} = 0) + I\left(V_{out} = \frac{V_{DD}}{2}\right)}{2}\right) = \frac{k_p}{2} \langle \frac{7V_{DD}^2}{8} + \frac{|V_{Tp}|^2}{2} - \frac{3V_{DD}|V_{Tp}|}{2} \rangle$$

o A simpler equation is arrived at if we assume that PMOS remains in saturation from $V_{out} = 0$ to $V_{DD}/2$; In this case

$$t_{pth} = \frac{C_L(V_{DD})}{k_p \langle V_{DD} - |V_{Tp}| \rangle^2} \approx \frac{C_L}{k_p V_{DD}} \qquad \text{If } V_{DD} >> V_{Tp}$$

Department of Electrical & Computer Engineering, University of Waterloo

• Similarly for
$$t_{phl}$$

• $t_{phl} = \frac{C_L(V_{DD})}{k_n \langle V_{DD} - V_{Tn} \rangle^2} \approx \frac{C_L}{k_n V_{DD}}$
• therefore,
• $t_p = \frac{1}{2}(t_{plh} + t_{phl}) = \frac{C_L}{2V_{DD}} \left(\frac{1}{k_p} + \frac{1}{k_n}\right)$
• **Design Challenges, how to reduce t_p ?**
• Increase k_p and k_n
• Reduce C_L
• Increase V_{DD}
•







E&CE 637 🔳 .





E&CE 637





E&CE 637 🔳

27 of 29

Department of Electrical & Computer Engineering, University of Waterloo



E&CE 637

- Ever since ICs were invented, dimensions are scaled to
 - o Integrated more transistors in the same area
 - Allow higher operational speed

Scaling has profound impact on many aspects of ICs

Constant Voltage Scaling

- All device dimesions are scaled by a factor S
- \circ Voltage (i.e., V_{DD}) after the scaling is same as before
- This method of scaling is followed till 0.8 micron
- However for lower geometries, higher electric field resulted in poor device reliability

■ Therefore, for advanced technologies today Constant Field Scaling is followed

• All dimensions including power supply is scaled by a factor S

Parameter	Relation	CVS	CFS
W,L, t _{ox}		1/S	1/S
V _{DD} , V _T		1	1/S
Area	WL	1/S ²	1/S ²
C _{ox}	t _{ox}	S	S
CL	C _{ox} WL	1/S	1/S
k _n , k _p	C _{ox} W/L	S	S
l _{av}	k _{n,p} V ²	S	1/S
J _{av}	l _{av} /Area	S ³	S
t _p (intrinsic)	C _L V/I _{av}	1/S ²	1/S
Pav	C _L V ² /t _p	S	1/S ²
PDP	C _L V ²	1/S	1/S ³

29 of 29

Department of Electrical & Computer Engineering, University of Waterloo